


Virtuoso® Analog Design Environment L Editing: mydesignlj inverter_tb schematic *
cadence
Navigator
Schematic
inverter_tb
OBJECTS
GROUPS
Property Editor
V2
vdc=1.8
V1
v1=0
v2=1.8
tr=1n
in
inverter
out
output
vdd
vss
gnd
DELL


Virtuoso (R) Visualization & Analysis XL
Transient Response
/output
/net2
Wed Oct 14 15:33:39 2026 1
V (V)
time (ns)
DC Response
/net2
Wed Oct 14 15:33:39 2026 2
V (V)
dc (V)
cadence
DELL


Applications
Places
Virtuoso® Schematic Editor L Editing: mydesignlj inverter_tb schematic
Virtuoso® Schematic Editor L Editing: mydesignlj inverter schematic
Oct 14 3:38 PM
cadence
vdd
pmos
PM0
"pmos1"
w:2u
l:180n
m:1
in
out
nmos
NM0
"nmos1"
w:2u
l:180n
m:1
vss